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ABSTRACTAI_ SUMMARY
This report summarizes the work done on and the results of the
p-type silicon back filling of grooves or pockets etched into n-type silicon
slices_ Two methods of etching pockets are discussed, gaseous high temperature
and the wet chemical method. Comparisons are noted of each.
A process is provided along with specifications arAddirections
whereby these results may be evaluated and/or duplicated. Photos and dia-
grams show general usefulness of the methods discussed.
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I°0 INTRODUCTION
This report covers a program investigating processes and methods
of providing "p" type pockets of silicon regrown epitaxlally into cavities
etched into "n" type silicon° Two methods of cavity etching were used:
One involving the use of high temperature anhydrous hydrogen chloride in
a carrier gas of hydrogen; the other utilized a wet chemical mixture of
nitric, acetic and hydrofluoric acid° The manner of depositing silicon
within the pockets thus formed is discussed.
The processes used as well as a detailed specification is pro-
vided.
Electrical tests have indicated device quality material is
provided by this processo
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2oC EXPEPTMENTAL PROCEDURE
2.1 Slice Preparation
The silicon material used in these experiments _as processed
by standard lapping and polishing techniques. The slices were lapped
(both sides) on a Dallons Planetary Lapper with 12_ grit size AI203 to
remove damage from the prior slicing operations° The slices were then
mounted on stainless steel holders and lapped with 3_ grit AI203 to give
a smoother surface. Following this, a 1 grit compound was used for the
final polishing operation. After removal from the work holders, residual
organic and preparation materials were removed from the slices by using
organic solvents and high temperature H2SO_ cleaning baths followed by
de-ionized water rinses.
2°2 Specification for Epitaxial Processes
2o2ol Generally, slices were prepared for the experiments by these
methods: trichlorethylene swab; HCf high temperature etch, deposition of
an opposite conductivity epitaxial layer; this in turn was followed by
the deposition of an insulating layer of silicon dioxide, The silicon
dioxide was formed by introducing CO2 into the reactor upon completion of
the deposition of the desired thickness of the epitaxial layer. This
dioxide layer was then subjected to a high temperature heat treatment in
dry nitrogen gas to improve termcity of the photoresist chemicals° _e
slices were then subjected to standard photoengraving methods to open windows
in this protective oxide°
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2.2.2 Groove etching° Grooves or pocket_ were then formed by either
of these two methods°
2.2.2.1 Anhydrous HCI high temperature etch. Subjecting the
slices with windows cut through the protective oxide mask to a mixture of
approximately _% HCI in H2 resulted in the etching of pockets into the
silicon. This generally is a very short time etch, (between 25-50 seconds.)
2°2°2.2 Wet chemical etching process° The sl"._'eswith windows
cut through the protective o:_de ar_ mounted face side up on a glass micro-
scope slide with Aplezen wax. They are subsequently exposed with continuous
agitation to an etching mixture of H_03, HF, ,E_ _._ the ratios cf 84:8:8
respectively. This cuts pockets or grooves into the silicon Bliceso The
slices are then cleaned in solvents _:_ other proper methods ar_(_introduced
into the epitaxial reactoro The _usuei_g process is then the s,L-.:;as for the
Anhydrous HC1 Etching Method°
2°2°3 Groove (Pocket) refilliL%, Immediately followizg "', etch the
reactor is allowed to p_',rgeand then _:_ ,:_p±taxiallayer is b" _,,_ed with:_1
the pockets. By controlling the time of both c_{,cl:and r_ 'Jerynearly
perfect surfaces are produced° Sams],e evaluations a_'e c_,_z0_edout by staudard
methods of angle lapping and staining te_,_hniqueso Spuriously nucleat_d silicon
growth on the oxide mask may now be removed by HF etching with ultrasonic agita-
tion° This also removes all previously deposited silicon dioxide. Electrical
measurements indicated tnat p_n junction isolation is achleve_
An appendix "Specification for Epitaxial pz,ocess" which describes
in detail the operational procedures is included as Appendix A to this report.
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Present state-of-the-art indicates that the Wet Chemical P-ocess is
probably more applicable in providing device quality material than the HCI
high temperature etching tec_u_qUeSo However, both methods are useful_
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3.0 DISCUSSION AND EXPER_AL DATA
3.10ener.al
The goals o£ this project were to develop a procedure and provide
an epitaT_Lalprocess specification for back filling with p type material
pockets etched into an n t.ype silicon layer°
A further possible goal in conJ,,nction with this program would be
to ascertain the compatibility of the process with prior and subsequent
operations cf MOS-FE_° device fabrication. This goal will be covered more
fully in subsequent tasks of the overall MOS-FET program°
Various experiments were reported previously ]'2'3 which established
etch rates and growth rates of silicon by epitaxial methods. Essentially
this information was used in organizing a series of experiments to evaluate
methods and achieve the goals of the present program°
3.2 _:per:lmem,al
Cleared polished slices of silicon were placed in the epitaxial (3.1)*
reactor on a quartz protective envelope covering a g_aphite susce_or. (3.2)
After proper purging with nitrogen ar_ then hTdrogen, _.heslices were
heated to 1200°C _ then exposed to a mixture of anhTdrous HCI in H2 for (3 °3)
for a time sufficient to rs_ove all residual surface damage caused by
material polishing operations.
HOt(g)Si(s) SiCk(g)+ 2H (g) 0.)
The slices then received a deposition of N type doped silicon by passing a (3°3.2)
Marginal numbers indicate Process Specification steps in Appendix A.
3-1
AEROSPACEDeVISION .....
UNCLASSIFIED
1966006701-011
UNCLASSIFIED (_)
n r_mmmm
mixture of SiCl_, PH3 and H2 through the reactor and over the slices which
were maintained at a temperat_re of llSO°Co (See Fig_e I)
sicl (g)+  2(g)-- HC1(g)+Si(s) Eq.(23
After the required thickness of doped silicon has been de_,sited, the dopant
impurity is stopped and CO2 is introduced into the reactor and a layer of (3.3.3)
silicon dioxide is pyre_ytically deposited on the surface _f the slice. (See
Figure 1)o
2 H2(g) + SiCl_(g) = 2 C02(g) -- 2 CO(g) + _ HCl(g) + Si02(s)
Eqo (3)
The slices are then heat treated in N2 for 3 - I0 minutes@ (3.3.3._)
Windows are then cut through this oxide at the desired locations by
standard photoengraving methods. (See Figure 2)°
Following the _Indow opening operation, either of two methods are used
to etch pockets into the exposed silicon: I) the use of HCf in H2 at 1200°C (3.3.1)
and 2) the use of a wet chemical etch mixture composed of HNO3, HF, and HAc (3.A)
in the volemeteric ratios of 84:8:8° The latter method has thus far proven
most effective° (See Figure 3)° The high temperature HCf pocket etching has
certain inherent associated problems° The bottom of the pocket or the groove
assumes a convex lens-shaped cross_sectional profile. The reason for this is
probably heat°flow difficulties and is geometry dependent as explained in a
prior repo_% to NASA (I)o Subsequent regrowth of silicon on this surface is
single crystalline in structure° However_ growth is approximately uniform (3.3.2)
and therefore the upper s_face of the regrown pocket is a replica of the
bottom oI"the groove and is unsuitable or at least -_fdubious value for device
fabrication.
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The vet chemical process using HN03, HF and HAc in the volumetric (3.A)
ratios of 8A:8:8 respectively has proven more useful in etching the pecketm
into the silicon° Although the cross-sectional geometry is still lenticular
in nature, it is not as pronounced as with the anhydrous HCf high temperature
etching° The upper surface of the regrown area is therefore of better quality
and capable of being used for device fabrication°
Following the pocket etch_ the slices are again placed into the
reactor and & layer of silicon is deposited over the exposed silicon° (3.3.2)
(See Figure A)o There is spurious growth of silicon on the surface of the
oxide. However, this is removed by exposing the slice _o HF at _% with ultra-
sonic agitation. (See Figure 5)° Tests of Breakdo-_ Voltage from pad to pad
indica+,.ethat electrical isolation is achieved°
Figures 6, 7, and 8 show the actual groove etched, and the surface
quality respectively of slices prepared in this manner°
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Figure io Epitaxial Layers of Silicoli{a) and Silicon Dioxide (b) Deposited
on Substrate that has been Polished and Etched in HCf Gas at 1200°C.
Figure 2o Window_ Cut Through SiO2 Layer Exposing Silicon
Figure 3° Pocket Etched into Silicon°
Figure Ao Pocket Refilled with Single Crystalline Silicon° Silicon is P Type.
Figure 5o Pocket Remaining After Removal of Silicon Dioxide and Spuriour
Silicon Deposition°
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Figure _. Photo Showing Pocket Etched Through
Oxide Mask Into N-TTpe Silicon°
Pocket = 0o0,_" wide
')_%?,_;".
• ;. ', .
Figure 7 o Photo Showing Pocket Refilled With
P _ Silicon o
Pocket = 0°020" wide
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A.O CONCLUSIONS AND REC_ATIONS
It is feasible to provide pockets of "p" t_pe silicon in n-layers
of silicon such that the overall slice is capable of being used to make
complementaryMOS-FET devices. A wet chemical etch is considered to be
preferable to a high temperature HCf etching procedure.
A set of specifications for etching and epitaxial processes is
included as an appendix to this report.
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5.0 NEWTECHNOLOGY
A _ethodand processfor providingmaterialfor monolithic
complimentaryMOS-FETstructurewith P-N Junctionisolationis defined
in this report.
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Specification,,forEpitaxial Processes
I. Equipment
Ioi Gas control panel
1.2 Epitaxial reactor
1o3 RF generator
Io_ Optical pyrometer
1.5 _-point probe
1.6 Angle lapping equipment
1o7 Interference fringe apparatus
1.8 Surface hydrogen purifier
io9 Tweezers
2, Material
2°i Silicon tetrachloride
2o2 Diborane in H2(100 PPM)
203 Silane in H2 (i00 PPM)
2o& Arsine in H2 (IO0 PPM)
205 Hydrogen
2.6 Nitrogen
2°7 Carbon dioxide (Coleman grade)
2°8 Graphite susceptor
i-
', 2.9 Quartz envelope
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2.10 Quartz sled
2.11 Silicon slices (previously polished Lnd cleaned)
2o12 Petri dishe_ Pyrex
2.13 Lint free paper
2oI_ Trichloroethylene
2o15 _F
2.16 HN03.
2o17 HAc
2o18 Cotton balls
2.19 Anhydrous HCf
3. Procedure
3ol Cleaning Process
3.1.1 Place slices of silicon in petri dish.
3.1.2 Cover slices _ith Trichloroethylene (TCE). Note: Slices
must not be allowed to become exposed to air by Trichloro-
ethylene evaporation; must be kept covered until remo-,_l.
3ol.3 Remove a slice; place on at least three thicknesses of lint
free paper°
3olo_ With plastic squirt bottle apply a small amount of TCEo
3olo5 Swab slice with cotton swab or ball to physically remove
any trace of foreign particle.
3.1.6 Place slice in nlean petri dish (bottom of dish to be
covered by disc of lint free paper.)
3.1o? Repeat steps 3.1.3 thru 3olo6 until all s_Ices have been
cleanedo
2
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3.2 Loading Boa* and Reactor
302oi Assemble graphite susceptor into quartz envelope.
3.2.2 Place assembly on sledo
3o2.3 Place sl_ces of silicon on boat centered properly along
midline°
3 o2oA Introduce sled and boat assembly with slices in reactor
tube and center boat within axtremes of RF load co!!.
3°2°5 Replace end cap and _tart ptuogeof reactor tube with N2_
3.3 Epitaxial Processes
3.3.1 Vapor Etching by HCf
3.3.1.1 Purge reactor tube of all atmosphere by nitrogen
flow. (At least 3 minu_eS)o
3o3olo2 Purge reactor tvbe of all nitrogen by hydrogen.
(At least 3 minutes)°
3 o_olo3 Turn on RF generator and allow temperature to reach
12OO°Co Temperature is checked by Optical Pyrometer.
3o3olo6 Set H2 flow to desired rate°
3.3olo5 Start HC1 flow to desired rate and set ;:_imerto
desi_ed etch time; allow etch to proceed for this
time.
3.3.1o6 Step HCI flow after completion of time, allowing only
H2 to flow through r_actoro If HCI etch only desired,
move to sten 3°3°2.5°
3
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3.3°2 Epitaxial Deposition of Silicon
3.3.2.1 Set temperature to I150°Co
3.3.2.2 Set gas flow rates (according to desired doping levels)
for H2 flow through SiCI_ bottle (H2 bypasses SiCI_
bottle) and for doping ga_es as desired. (Arsine or
phosphorus for N type and diborane for p type) the
gas flows of doping gases are directed to exhaust.
3.3.2°3 Start flow of H2 thru SiCI_ bottle and dlr_ct doping
gas flow from _v_uat to reactor° (Set timer for
desired length of time.) Allow deposition to continue
for length of time necessary to deposit desired thick-
ness of layers.
3.3.2._ Stop H2 flow thru SiCIA and direct doping gas from
reactor to exhaust.
3.3.2.5 Allow reactants to purge from reactor by H_ flow.
(At lea_ 2 minutes).
3.3.2.6 Turn off RF generator and allow reactor to cool. Turn
off dopant supplies.
3.302.7 Purge H2 from reactor with nitrogen (at least 2
mlnates)o
3°3.2.8 Sllce_ may be removed from the reactor by remo_dmg
sled an_ boat assembly°
3.3°2.9 Place slices in clean petri dish on clean lint free
papero
4
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3.3.2.10 Evaluate test slices for layer thickness and resist-
ivity. By k-point probe and thickness evaluation
equipment°
3.3.3 C_de Deposition - If an oxide layer is desired for masking
or protection, follow procedure of epltaxial deposition 3.3.2
thru step 3.3°2.3, then proceed with the following:
3.3.3oi Allow H2 flow to continue through SiCl_ bottle;
divert doping gas from reactor to exhaust_ start
and set CO2 flow to reactor and start timer for
desired time _nd thickness.
3.3.3.2 Allow to proceed for desired time.
3.3.3.3 Stop H2 flow through SiCI_, stop CO2 flow to reactor,
maintain t_pm'ature (I150°C)
3.3o3._ Stop all H2 flow to reactor and introduce nitrogen
flowo
3o3o3.5 Allow nitrogen to flow for time required.
3.3°3.6 If this is final step, proceed according to the
follo_d.._:
3°3.3.7 Turn off RF generator and allow reactor to cool.
3.3.3.8 Remove slices per 3°3°2°8 thru 3.3.2.10.
3o3o_ Polycrystalline silicon deposition (one oxide). If a poly-
crystalline layer is desired over the oxide continue oxide
deposition (3°3.3) up to step 3o3.3o_ and then proceed with
the following o
5
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3.3._.i Continue nitrogen flow through the reactor for at
least three minutes minimum.
3.3._.2 Stop nitrogen flow; sta_ H2 flow and purge nitrogen
frc_ the z_actor.
3.3._.3 Start H2 flow thrcugh SiCI_ at the setting desired
to deposit silicon at the proper rate. Set timer.
3°3._.4 Allow deposition to proceed for time necessary.
3 o3._.5 Stop H2 flow through SiCI_.
3.3°_.6 Allow H2 to purge reactor. (At least 2 minutes)°
3.3._.7 Turn off RF generator.
3.3.4.8 Proceed to cool down and remove slices accordingto
steps 3.3.2.7 thru 3.3.2.9.
3._ Groove Cutting by Net Chemical Method
3°_.I Slices with windows cut through the second epitaxially grown
(thermal) oxide are mounted on a glass slide by apiezon wax
(black wax)o Care must be taken to keep wax frc_ face of the
wafer °
3._o2 A mixture of HNO3_ HF and HAc is prepared in the ratios of
8_:8:8 respectively.
3o_.3 The mounted slice is introduced to the acid mixbure and etched
(with constant agitation) until the original oxide layer is
sxposed. (This will be noted b_ bhe reflection being very
clear).
3 ._.A The slice is now removed fr _nthe acid mixture and cleaned in
D oIo water for at least 5 separate rinses°
6
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3.A.5 The s_Ices are submerged lu HF (_8%) unt_ _ the over-
hanging s_icon dioxide has been removed. (This also can
be detected visually).
3.4.6 SLices are removed from glass slide and cleaned by org_c
solvents prior to continuing subsequent operations.
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